北京大学学报自然科学版 ›› 2023, Vol. 59 ›› Issue (2): 179-188.DOI: 10.13209/j.0479-8023.2023.013

上一篇    下一篇

一种保障实时系统时间约束的处理器指令扩展

赵秀嘉1,2, 李雷3, 刘先华1,2,†   

  1. 1. 北京大学计算机学院, 北京 100871 2. 北京大学微处理器及系统教育部工程研究中心, 北京 100871 3. 北京智芯微电子科技有限公司, 北京 100192
  • 收稿日期:2022-01-11 修回日期:2022-12-30 出版日期:2023-03-20 发布日期:2023-03-20
  • 通讯作者: 刘先华, E-mail: liuxianhua(at)pku.edu.cn
  • 基金资助:
    北京智芯微电子科技有限公司实验室开放基金资助

Instruction Extension Ensuring Time Constraints in Real Time Processor

ZHAO Xiujia1,2, LI Lei3, LIU Xianhua1,2,†   

  1. 1. School of Computer Science, Peking University, Beijing 100871 2. Engineering Research Center of Microprocessor & System, Peking University, Beijing 100871 3. Beijing Smart-Chip Microelectronics Technology Co., Ltd., Beijing 100192
  • Received:2022-01-11 Revised:2022-12-30 Online:2023-03-20 Published:2023-03-20
  • Contact: LIU Xianhua, E-mail: liuxianhua(at)pku.edu.cn

PDF

摘要：

采用软硬件协同技术, 通过必要的硬件语义实现资源隔离, 基于高效的任务调度保障不同关键级别任务满足时间约束, 是当前混合关键系统设计的有效方法之一。本研究基于时序可预测的细粒度多线程处理器FlexPRET, 扩展设计实现时序指令, 并分别在硬件和编译器中添加对扩展指令的支持, 使得程序在代码中对最大执行时间进行时序约束语义描述。实验评测表明, 所实现的扩展指令可为用户提供更精细的时序控制。

关键词: 指令扩展, 实时系统, 混合关键系统, 最坏执行时间

Abstract:

Hardware software cooperation is one of the effective methods for the design of mixed criticality system, which realize resource isolation by necessary hardware semantics, and ensure that different critical tasks meet time constraints based on efficient thread scheduling. Based on a fine-grained multithreaded processor FlexPRET, this paper designs and implements some temporal instruction extensions, and realizes relevant supports in the processor and compiler respectively, so that the program can describe the timing constraint semantics of the worst-case execution time. Experiments show that the extended instructions can provide users with more accurate timing control.

Key words: instruction extension, real-time system, mixed criticality system, worst-case execution time

版权所有 © 《北京大学学报（自然科学版）》编辑部
技术支持：北京玛格泰克科技发展有限公司