北京大学学报(自然科学版)

H.264/AVC帧内预测器的VLSI实现

朱忠平1,冯建华1,曹喜信2   

  1. 1 北京大学微电子学系,北京100871;2 北京大学软件与微电子学院,北京102600;
  • 收稿日期:2007-03-13 出版日期:2008-01-20 发布日期:2008-01-20

The VLSI Implementation of Intra Prediction in H.264/AVC

ZHU Zhongping1 , FENG Jianhua1 , Cao Xixin2    

  1. 1 Department of Microelectronics, Peking University,Beijing 100871; 2 School of Software and Microelectronic, Peking University, Beijing 102600;
  • Received:2007-03-13 Online:2008-01-20 Published:2008-01-20

摘要: 提出了一种帧内预测电路的实现方法,在舍弃了平面预测模式情况下,通过多路选择器选择不同加法路径,和大量共用加法器,以较小代价实现了帧内预测所有剩余的预测模式。在基于SMIC CMOS 0.18 μm最坏工艺条件下,电路规模仅为4000门,关键路径延迟为5.7 ns。

关键词: H.264/AVC, VLSI, 帧内预测

Abstract: An intra prediction circuit in H.264/AVC is implemented. By choosing variable circuit path and reusing adders, the authors implement all the prediction modes except plane prediction mode with low cost. Synthesized by SMIC 0.18 μm CMOS technology, the total gates is about 4000, the critical path delay is 5.7 ns.

Key words: H.264/AVC, VLSI, intra prediction

中图分类号: