A Novel Algorithm to Evaluate the Gain of DCO in ADPLL

Abstract

Abstract: A novel algorithm of evaluating the gain of DCO in all digital PLL (ADPLL) is proposed. It utilizes the digital information in ADPLL and evaluates the gain of DCO by calculating the variation of phase error, frequency error and the oscillator tuning word. As a result, the ADPLL is more immune to the environment. This algorithm is suitable for all counter-assistant ADPLLs, and it can work well in the type-II, 2rd order ADPLL, which is widely used in wireless communications.

Key words: all digital PLL, digitally controlled oscillator, evaluation of gain

摘要： 提出一种在全数字锁相环中对数控振荡器进行增益估计的新算法。此算法充分利用全数字锁相环内部的数字信息, 通过计算相位误差、频率误差和振荡器的频率控制字的变化，对数控振荡器的增益进行实时估计, 使全数字锁相环对外界环境变化的免疫程度更高。此算法适用于所有采用基于累加器结构的全数字锁相环, 而且可以在应用最广泛的二阶Ⅱ型锁相环中准确地工作。

关键词: 全数字锁相环, 数控振荡器, 增益估计

CLC Number:

WU Bohan,GAI Weixin. A Novel Algorithm to Evaluate the Gain of DCO in ADPLL[J]. Acta Scientiarum Naturalium Universitatis Pekinensis.

吴渤翰,盖伟新. 一种在全数字锁相环中进行振荡器增益估计的新算法[J]. 北京大学学报（自然科学版）.

Add to citation manager EndNote|Ris|BibTeX

URL: https://xbna.pku.edu.cn/EN/

https://xbna.pku.edu.cn/EN/Y2014/V50/I4/611

[1]	ZHANG Qihui, CAO Jian, CAO Xixin, YU Dunshan, ZHANG Xing. Design and Implementation of an Asynchronous Low Power RSA Circuit Structure [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2018, 54(6): 1351-1354.
[2]	GE Binjie, LI Yan, YU Hang, FENG Xiaoxing. A Design of 10B SAR ADC with Novel Mixed-Monotonic Capacitor Switching Scheme [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2018, 54(5): 927-934.
[3]	WANG Xin’an, YONG Shanshan, XU Boxing, LIANG Yiwen, BAI Zhiqiang, AN Huiyao, ZHANG Xing, HUANG Jipan, XIE Zheng, LIN Ke, HE Chunjiu, LI Qiuping. Research and Implementation of Multi-component Seismic Monitoring System AETA [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2018, 54(3): 487-494.
[4]	QIAN Zebin, YAN Wei. Low Resource Consumption Design of Digital Decimation Filter [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2018, 54(2): 315-319.
[5]	FAN Chuanqi, JIA Song, WANG Zhenyu, YAN Wei, WU Zebo. Design of a High Speed Low Power Time-to-Digital Converter Based on Multi-stage Amplification Structure [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2018, 54(2): 299-306.
[6]	GUO Zhaoyang, WANG Bo, WANG Xin’an, ZHANG Guoxin. An Improved Multi-band Loudness Compensation Method Based on Nonlinear Frequency Compression for Digital Hearing Aids [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2018, 54(1): 25-34.
[7]	LIU Chao, YAN Wei. High-Speed Hardware Design of Kalman Filter Based on FPU with Formula Derivation Method [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2016, 52(5): 803-808.
[8]	LIAO Nan, CUI Xiaoxin, LIAO Kai, WANG Tian, YU Dunshan, CHENG Yufang. A Non-invasive Fault Attack on FPGA-based Cryptographic Applications [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2016, 52(2): 193-198.
[9]	LI Lu,WANG Zinan,GAI Weixin. A 0.13-μm CMOS 6.25-Gb/s High-Speed Serial-Link Receiver [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2014, 50(4): 617-622.
[10]	ZHANG Xiao,CUI Xiaoxin,WEI Wei,HUANG Ying,LIAO Kai,LIAO Nan,YU Dunshan. Correlation Electromagnetic Analysis Attacks against an FPGA Implementation of AES [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2014, 50(4): 647-651.
[11]	HUANG Ying,CUI Xiaoxin,WEI Wei,ZHANG Xiao,LIAO Kai,LIAO Nan,YU Dunshan. Research on DPA Resistant Circuit for FPGA [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2014, 50(4): 652-656.
[12]	LI Zhe,Lü Yinxuan,HE Yandong,ZHANG Ganggang. Experimental Study on Positive Bias Temperature Instability of SOI nMOSFETs with High-k Gate Dielectrics [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2014, 50(4): 637-641.
[13]	WANG Tian,CUI Xiaoxin,LIAO Kai,LIAO Nan,HUANG Ying,ZHANG Xiao,YU Dunshan. Montgomery Multiplier Based on Secondary Booth Encoding in RSA Encryption [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2014, 50(4): 642-646.
[14]	LIAO Kai,CUI Xiaoxin,LIAO Nan,WANG Tian,ZHANG Xiao,HUANG Ying,YU Dunshan. Efficient Implementation of Generalized Binary Hessian Curve Based Processor for RFID [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2014, 50(4): 657-663.
[15]	HU Ziyi,ZHOU Yinhao,CHEN Lan,ZHANG Xu,WANG Teng,XIE Zheng. Low Power Integrated Circuit Technologies in Wireless Sensor Networks [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2014, 50(4): 664-674.

A Novel Algorithm to Evaluate the Gain of DCO in ADPLL

一种在全数字锁相环中进行振荡器增益估计的新算法

PDF

Knowledge

Abstract

Cite this article

share this article

References

Related Articles 15

Recommended Articles

Metrics