Acta Scientiarum Naturalium Universitatis Pekinensis
Previous Articles Next Articles
WANG Qingchun1, CAO Xixin2, LU Weijun2, HE Xiaoyan3CAO Jian2
Received:
Online:
Published:
王庆春1,曹喜信2,路卫军2,何晓燕3,曹健2
Abstract: It is proposed that four hardware architectures of 6, tap finite impulse response interpolation filter for the design of H.264/AVC encoder (SOC). Moreover, based on comparative analysis of Synopsys Design Compiler to implement the hardware at the same constraint, an efficient half pixel interpolation filter (6, tap FIR) architecture had been given finally.
Key words: H.264/AVC video encoder, tap finite impulse response interpolation filter, chip area, delay
摘要: 针对H.264/AVC视频编码器的系统芯片设计,提出了6阶1/2像素插值滤波器的4种具体实现结构;并且在相同的约束条件下,使用Synopsys综合工具比较了各自的实现代价,最终给出了6阶1/2像素插值滤波器的优化实现结构。
关键词: H.264/AVC视频编码器, 6阶插值滤波器, 芯片面积, 路径延迟
CLC Number:
TP332.2
WANG Qingchun,CAO Xixin,LU Weijun,HE XiaoyanCAO Jian. Realization of 6, Tap Finite Impulse Response Interpolation Filter for H.264/AVC Encoder[J]. Acta Scientiarum Naturalium Universitatis Pekinensis.
王庆春,曹喜信,路卫军,何晓燕,曹健. H.264/AVC编码器中6阶插值滤波器的实现[J]. 北京大学学报(自然科学版).
Add to citation manager EndNote|Ris|BibTeX
URL: https://xbna.pku.edu.cn/EN/
https://xbna.pku.edu.cn/EN/Y2007/V43/I3/417