Acta Scientiarum Naturalium Universitatis Pekinensis

Previous Articles     Next Articles

An Improvement in the VLSI Implementation of Montgomery Algorithm

ZHANG Yihao, TIAN Ze, YU Dunshan, SHENG Shimin   

  1. Department of Microelectronics, Peking University, Beijing, 100871
  • Received:2002-12-16 Online:2004-01-20 Published:2004-01-20

一种Montgomery模乘算法硬件实现的改进电路

张怡浩,田则,于敦山,盛世敏   

  1. 北京大学微电子学系,北京,100871

Abstract: Modular exponentiation of large operands is the kernel operation in many public-key cryptosystems, RSA algorithm for instance. Montgomery algorithm is often used as a solution. In the VLSI implementation of Montgomery algorithm, the speed is the top target. An improvement is proposed with little or even no increase in the hardware area but apparently saving much time.

Key words: Montgomery, RSA, VLSI Implementation

摘要: 速度与面积是数字集成电路设计的两个重要目标,由于它们之间通常是一种相互制约的关系,所以往往要在一定程度上进行折中。作者提出的改进方法可以在几乎不增加硬件面积的条件下有效地提高速度。

关键词: Montgomery, RSA, VLSI硬件实现

CLC Number: