A Single Device Clock Loaded Contention Constrained RAM Latch Design

Acta Scientiarum Naturalium Universitatis Pekinensis

Previous Articles Next Articles

A Single Device Clock Loaded Contention Constrained RAM Latch Design

JIA Song, LIU Li, LI Tao, LI Xiayu, WANG Yuan, ZHANG Ganggang

Key Laboratory of Microelectronics Devices and Circuits MOE, Department of Microelectronics, Peking University, Beijing 100871;

Received:2013-03-27 Online:2014-07-20 Published:2014-07-20

单器件时钟负载限制竞争RAM锁存器设计

贾嵩,刘黎,李涛,李夏禹,王源,张钢刚

北京大学微纳电子学系, 教育部微电子器件和电路重点实验室, 北京 100871;

Abstract

Abstract: A new structure of RAM type latch is proposed in which parallel charging branches are used to solve the contradiction of the switching current and the charging speed. Compared with the conventional structure, new latch can maintain a relatively high rate of charging and reduce the short-circuit power. Furthermore only one MOS transistor is needed as clock load, saving the power consumption of clocking. HSPICE simulation results show that the proposed RAM n-Latch and p-Latch exhibits 12.8% and 25.5% speed improvement, 19.8% and 26.9% PDP (power-delay product) reduction compared to reported structure.

Key words: RAM-type latch, high-speed and low-power, low clock load, contention constrain

摘要： 提出一种新型RAM锁存器, 通过引入并行充电支路, 可避免开关电流和充电速度之间的矛盾。与传统结构相比, 新结构不仅能提高充电速度, 而且能降低短路功耗。此外, 新结构中时钟负载只有一个MOS管, 能有效降低时钟功耗。 Hspice仿真结果表明, 新的RAM n-锁存器和p-锁存器速度分别提高12.8%和25.5%, 功耗延迟积分别降低19.8%和26.9%。

关键词: RAM型锁存器, 高速低功耗, 低时钟负载, 竞争约束

CLC Number:

TN47

JIA Song,LIU Li,LI Tao,LI Xiayu,WANG Yuan,ZHANG Ganggang. A Single Device Clock Loaded Contention Constrained RAM Latch Design[J]. Acta Scientiarum Naturalium Universitatis Pekinensis.

贾嵩,刘黎,李涛,李夏禹,王源,张钢刚. 单器件时钟负载限制竞争RAM锁存器设计[J]. 北京大学学报（自然科学版）.

Add to citation manager EndNote|Ris|BibTeX

URL: https://xbna.pku.edu.cn/EN/

https://xbna.pku.edu.cn/EN/Y2014/V50/I4/685

[1]	ZHANG Xiao,CUI Xiaoxin,WEI Wei,HUANG Ying,LIAO Kai,LIAO Nan,YU Dunshan. Correlation Electromagnetic Analysis Attacks against an FPGA Implementation of AES [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2014, 50(4): 647-651.
[2]	HUANG Ying,CUI Xiaoxin,WEI Wei,ZHANG Xiao,LIAO Kai,LIAO Nan,YU Dunshan. Research on DPA Resistant Circuit for FPGA [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2014, 50(4): 652-656.
[3]	LIAO Kai,CUI Xiaoxin,LIAO Nan,WANG Tian,ZHANG Xiao,HUANG Ying,YU Dunshan. Efficient Implementation of Generalized Binary Hessian Curve Based Processor for RFID [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2014, 50(4): 657-663.
[4]	HU Ziyi,ZHOU Yinhao,CHEN Lan,ZHANG Xu,WANG Teng,XIE Zheng. Low Power Integrated Circuit Technologies in Wireless Sensor Networks [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2014, 50(4): 664-674.
[5]	WANG Teng,WANG Xin’an,XIE Zheng,HU Ziyi. Low-Cost VLSI Implementation of Motion Estimation for H.264/AVC Encoders [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2014, 50(4): 768-780.
[6]	SHEN Jinpeng,WANG Xin’an,LIU Shan,LI Shoucheng,HU Tongning. A Security-Enhanced UHF RFID Transponder with Novel Demodulator [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2014, 50(2): 214-220.
[7]	XIE Zheng,WANG Teng,YONG Shanshan,CHEN Xu,SU Jiting,WANG Xin’an. A RISC CPU Oriented Reusable Functional Verification Platform Based on UVM [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2014, 50(2): 221-227.
[8]	WANG Teng,XIE Zheng,ZHAO Yueming,WANG Xin’an,HU Ziyi,ZHANG Xu. Design and Implementation of 16-bit RISC MCU for Medical Electronics Applications [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2013, 49(4): 552-562.
[9]	XU Feng,WANG Xin’an,CHEN Xu. A K-Band VCO Based on EBG Resonator [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2013, 49(3): 383-388.
[10]	HU Ziyi,ZHAO Yong,WANG Xin’an,WANG Teng,XIE Zheng,HUANG Ru,ZHANG Xing. CmDSP: A Configurable Media DSP [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2012, 48(4): 545-552.
[11]	GE Binjie,WANG Xin’an,ZHANG Xing,FENG Xiaoxing,WANG Qingqin. Top-Down Design for MASH21 Sigma-Delta Modulator [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2011, 47(4): 593-598.
[12]	DAI Peng,YONG Shanshan,WANG Xin’an,ZHANG Xing. Design of Reconfigurable Processor ReMAP for Video Codec [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2011, 47(3): 418-426.
[13]	DAI Peng,WEI Lai,XIN Lingxuan,WANG Xin’an,ZHANG Xing. ReSim: A Simulator Platform for Reconfigurable Processor [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2011, 47(2): 231-237.
[14]	WANG Kui,DONG Haiying,CHENG Xu. Clock Skew Scheduling for Area Optimization [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2009, 45(1): 29-34.
[15]	LIU Qiang,MA Fangzhen,TONG Dong,CHENG Xu. Design Features of a High Throughput RSA Cryptoprocessor [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2005, 41(5): 754-763.

A Single Device Clock Loaded Contention Constrained RAM Latch Design

单器件时钟负载限制竞争RAM锁存器设计

PDF

Knowledge

Abstract

Cite this article

share this article

References

Related Articles 15

Recommended Articles

Metrics