A Novel Parallel VLSI Architecture for H.264/AVC Scalar Quantization

Acta Scientiarum Naturalium Universitatis Pekinensis

Previous Articles Next Articles

A Novel Parallel VLSI Architecture for H.264/AVC Scalar Quantization

PENG Chungan¹ YU Dunshan^1， CAO Xixin^2， SHENG Shimin¹

¹SoC Lab, Department of Microelectronics, School of Electronics Engineering and Computer Science, Peking University, Beijing 100871; ²School of Software and Microelectronics, Peking University, Beijing 102600；

Received:2007-06-11 Online:2008-07-20 Published:2008-07-20

一种新的H.264/AVC标量量化并行VLSI结构

彭春干¹,于敦山¹,曹喜信²,盛世敏¹

¹北京大学信息科学技术学院微电子学系SoC试验室，北京100871；²北京大学软件微电子学院，北京102600；

Abstract

Abstract: 52-level scalar quantization technology plays an important role in H.264/AVC. A novel parallel VLSI architecture is proposed for its hardware implementation, in which the 4×4 matrix multiplications is replaced by 16 unsigned compressed shift-adder-trees using partial CSD code scheme, switching reference wirings substitutes for look-up operation, and division is also avoided effectively, and no ROM or RAM is adopted in the overall quantizer. It can fulfill all the quantization calculations for all H.264 hybrid transform in 4×4 block parallelism. Its block throughput can reach 121.6MHz, which can meet the real-time requirement for 4096×2304@120Hz (119.43936M/s) video compression. Compared with the conventional architecture, 38% cost and 30% power are saved. Considering speed and cost optimization, this architecture is very suitable for pipeline acceleration, and it is a useful IP for high resolution H.264 encoder VLSI realization.

Key words: H.264, VLSI, video coding

摘要： 针对H.264视频编码标准关键技术52级标量量化的VLSI实现过程中，传统结构的速度和面积不能有效满足H.264在高速高并行编码应用中的实时要求，通过采用部分CSD码无符号压缩移位加法树、参考电平连线、对量化系数和步长重新进行分组分段编码等方法，有效替代了H.264标量量化过程中出现的矩阵乘法、查表、除法等不利于硬件加速的算法,提出了一种非常适合流水加速的基于4×4块并行的VLSI结构,通过控制级联加法器级数就可以有效调节其速度性能，当级数为2时，其块处理速率可以达到121.6MHz, 能够满足4096×2304@120Hz视频的实时处理要求。该结构在面积和功耗方面较传统结构也有较大的改进，采用SMIC 0.13μm工艺单元库，综合时钟频率设为100MHz时，等效门和功耗分别节省了38%和30％。

关键词: H.264, VLSI结构, 视频编码

CLC Number:

TN79+1

PENG Chungan,YU Dunshan,CAO Xixin,SHENG Shimin. A Novel Parallel VLSI Architecture for H.264/AVC Scalar Quantization[J]. Acta Scientiarum Naturalium Universitatis Pekinensis.

彭春干,于敦山,曹喜信,盛世敏. 一种新的H.264/AVC标量量化并行VLSI结构[J]. 北京大学学报（自然科学版）.

Add to citation manager EndNote|Ris|BibTeX

URL: https://xbna.pku.edu.cn/EN/

https://xbna.pku.edu.cn/EN/Y2008/V44/I4/522

[1]	WANG Teng,WANG Xin’an,XIE Zheng,HU Ziyi. Low-Cost VLSI Implementation of Motion Estimation for H.264/AVC Encoders [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2014, 50(4): 768-780.
[2]	PANG Yan,LIU Jiaying,GAO Liangcai,GUO Zongming. Bit Allocation Algorithm for Joint Spatial-Temporal Scalabilities in H.264 SVC [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2013, 49(5): 754-764.
[3]	ZHANG Liwei,ZHU Yuesheng,Po Lai-man. A Fast Watermarking Algorithm with Low Complexity Error Compensation in H.264/AVC Bit-Stream [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2013, 49(2): 227-233.
[4]	DAI Peng,YONG Shanshan,WANG Xin’an,ZHANG Xing. Design of Reconfigurable Processor ReMAP for Video Codec [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2011, 47(3): 418-426.
[5]	ZHU Zhongping,FENG Jianhua,Cao Xixin. The VLSI Implementation of Intra Prediction in H.264/AVC [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2008, 44(1): 44-48.
[6]	PENG Chungan,YU Dunshan,CAO Xixin,SHENG Shimin. A Low Complexity H.264 VBSME Architecture for Wireless Video Communication Applications [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2007, 43(5): 654-658.
[7]	ZHAO Yuexi,JIANG Anping. An Effective Parallel Processing Architecture for Deblocking Filter in H.264 [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2007, 43(5): 649-653.
[8]	CUI Xiaoyan,JIANG Anping. A New Design for MPEG-4 AVC/H.264 CAVLC Decoding [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2007, 43(5): 664-668.
[9]	WANG Qingchun,CAO Xixin,LU Weijun,HE XiaoyanCAO Jian. Realization of 6, Tap Finite Impulse Response Interpolation Filter for H.264/AVC Encoder [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2007, 43(3): 417-420.
[10]	LIU Qiang,MA Fangzhen,TONG Dong,CHENG Xu. Design Features of a High Throughput RSA Cryptoprocessor [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2005, 41(5): 754-763.
[11]	LIU Qiang,MA Fangzhen,TONG Dong,CHENG Xu. RSA Cryptoprocessor Based on a Redesigned Systolic Array [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2005, 41(3): 495-500.
[12]	SONG Yong,LIU Hong. A New Automatic Seal Image Retrieval Method Based on Curves Matching [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2004, 40(1): 85-90.
[13]	ZHANG Yihao,TIAN Ze,YU Dunshan,SHENG Shimin. An Improvement in the VLSI Implementation of Montgomery Algorithm [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2004, 40(1): 80-84.
[14]	WANG Minghui,PENG Lizhong. An Embedded Wavelet Quadtree Interframe Coding Algorithm [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2002, 38(1): 1-7.
[15]	WANG Minghui,PENG Lizhong. A New Fast Search Algorithm for Block Motion Estimation [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2001, 37(3): 315-322.

A Novel Parallel VLSI Architecture for H.264/AVC Scalar Quantization

一种新的H.264/AVC标量量化并行VLSI结构

Knowledge

Abstract

Cite this article

share this article

References

Related Articles 15

Recommended Articles

Metrics