A Low Power Pipeline FFT Processor Based on Data Statistical Characteristics

Acta Scientiarum Naturalium Universitatis Pekinensis

Previous Articles Next Articles

A Low Power Pipeline FFT Processor Based on Data Statistical Characteristics

ZHANG Shiqun . YU Dunshan. SHENG Shimin

Department of Microelectronics, School of Electronics Engineering and Computer Science, Peking University, Beijing 100871;

Received:2006-12-28 Online:2008-01-20 Published:2008-01-20

根据数据统计特征的低功耗FFT处理器

张师群,于敦山,盛世敏

北京大学信息科学技术学院微电子学系，北京100871；

Abstract

Abstract: A low power FFT (Fast Fourier Transform) processor based on Single-path Delay Feedback (SDF) architecture is proposed. Power optimization strategy based on statistical characteristics of input data is applied in the design. Both the advantages and the drawbacks of this strategy are analyzed in detail, and solutions to overcome the drawbacks are addressed. An experimental 64-point FFT processor model is implemented in SMIC 0.18 μm CMOS technology, and for given input signals, 15% power reduction can be achieved.

Key words: Fast Fourier Transform (FFT), low power, data statistical characteristics

摘要： 提出了一种基于SDF（single-path delay feedback）结构的低功耗FFT处理器。该FFT处理器使用了根据输入数据的统计分布特征的功耗优化方案。详细分析了该方法的优缺点，并提出了相应的改进方案。使用中芯国际0.18 μm工艺设计实现了一个64点的FFT处理器，通过比较发现对于特定的数据流，大约可以节省15％的功耗。

关键词: 快速傅立叶变换, 低功耗, 数据统计特征

CLC Number:

ZHANG Shiqun,YU Dunshan,SHENG Shimin. A Low Power Pipeline FFT Processor Based on Data Statistical Characteristics[J]. Acta Scientiarum Naturalium Universitatis Pekinensis.

张师群,于敦山,盛世敏. 根据数据统计特征的低功耗FFT处理器[J]. 北京大学学报（自然科学版）.

[1]	FAN Chuanqi, JIA Song, WANG Zhenyu, YAN Wei, WU Zebo. Design of a High Speed Low Power Time-to-Digital Converter Based on Multi-stage Amplification Structure [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2018, 54(2): 299-306.
[2]	QIAN Zebin, YAN Wei. Low Resource Consumption Design of Digital Decimation Filter [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2018, 54(2): 315-319.
[3]	HE Yuan,WANG Juncheng,WEI Kangliang,LIU Xiaoyan. An Analytical Model of Gate-All-Around Nanowire Tunnel FET [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2014, 50(4): 786-790.
[4]	TANG Wenyi,JIA Song,XU Heqing,MENG Qinglong,WANG Yuan,ZHANG Ganggang. A New High Speed Current Mode Sense Amplifier for Low Power SRAM [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2014, 50(4): 681-684.
[5]	HU Ziyi,ZHOU Yinhao,CHEN Lan,ZHANG Xu,WANG Teng,XIE Zheng. Low Power Integrated Circuit Technologies in Wireless Sensor Networks [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2014, 50(4): 664-674.
[6]	LIAO Kai,CUI Xiaoxin,LIAO Nan,WANG Tian,ZHANG Xiao,HUANG Ying,YU Dunshan. Efficient Implementation of Generalized Binary Hessian Curve Based Processor for RFID [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2014, 50(4): 657-663.
[7]	HOU Zhongyuan,LIU Junhua,LIAO Huailin,ZHANG Xing. A Low-Power AGC for BD-II/GPS Receiver [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2014, 50(4): 627-631.
[8]	FENG Xiaoxing,WANG Xin’an,ZHANG Xing,GE Binjie. A Passive UHF RFID Transponder with Novel Clock Generator [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2011, 47(3): 404-410.
[9]	LI Yuwen,ZHANG Xing,JIANG Anping. Design of AES Coprocessor Used on the Node of Wireless Sensor Network [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2009, 45(3): 426-430.
[10]	DUAN Lian,XU Hu,WANG Kui,CHENG Xu. Power-Aware Gated Clock Routing with Merging Cost Backward Annotation Using Simulated Annealing Method [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2007, 43(5): 694-702.
[11]	LIU Dan,LU WengaoCHEN Zhongjian,JI Lijiu,ZHAO Baoying. Novel Low Power QSBDI Structure for IR ROIC [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2007, 43(5): 659-663.
[12]	LIU Dan,LU Wengao,CHEN Zhongjian,JI Lijiu,ZHAO Baoying. Novel Low Power Column Stage Design of 302×288 Infrared ROIC [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2007, 43(1): 67-71.
[13]	LAN Jinghong,WANG Fang,JI Lijiu,JIA Song. Analysis and Design of Low Power XOR-XNOR Circuits [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2006, 42(3): 380-384.

A Low Power Pipeline FFT Processor Based on Data Statistical Characteristics

根据数据统计特征的低功耗FFT处理器

Knowledge

Abstract

Cite this article

share this article

References

Related Articles 13

Recommended Articles

Metrics