Design and Implementation of 16-bit RISC MCU for Medical Electronics Applications

Acta Scientiarum Naturalium Universitatis Pekinensis

Previous Articles Next Articles

Design and Implementation of 16-bit RISC MCU for Medical Electronics Applications

WANG Teng, XIE Zheng, ZHAO Yueming, WANG Xin’an, HU Ziyi, ZHANG Xu

Key Lab of Integrated Micro System Science Engineering and Application, Shenzhen Graduate School of Peking University, Shenzhen 518055;

Received:2012-05-22 Online:2013-07-20 Published:2013-07-20

面向医疗电子应用的16位RISC MCU设计与实现

王腾,谢峥,赵月明,王新安,胡子一,张旭

北京大学深圳研究生院集成微系统科学工程与应用重点实验室, 深圳 518055;

Abstract

Abstract: By analyzing the application demand of the medical electronics, an MCU architecture named PKU-DSPII with application specific instruction set is proposed. Multilevel storage structures with direct memory access controller (DMAC) and abundant system control modules and peripheral interfaces are integrated in the MCU, which supports three booting modes including self-updating mode. PKU-DSPII is implemented with CSMC 0.18μm technology and LQFP package while the die area is 3.2 mm×3.2 mm and the measured power consumption is 96.9 mW at working frequency of 100 MHz.

Key words: micro control unit, application specific instruction set, low-power design, data-flow conflict, bootrom program

摘要： 通过医疗电子的应用需求分析, 提出一款具有专用指令集的微处理器结构: PKU-DSPII。该结构采用多级存储并内嵌直接存储访问控制器, 包含多种系统控制模块且接口丰富, 支持3种启动模式并可进行系统自动升级。PKU-DSPII采用CSMC 0.18 μm工艺和LQFP封装实现, 芯片面积为3.2 mm×3.2 mm, 在100 MHz工作频率下实测功耗为96.9 mW。

关键词: 专用指令集, 低功耗设计, 数据冲突, 启动程序, 微控制器

CLC Number:

TN47

WANG Teng,XIE Zheng,ZHAO Yueming,WANG Xin’an,HU Ziyi,ZHANG Xu. Design and Implementation of 16-bit RISC MCU for Medical Electronics Applications[J]. Acta Scientiarum Naturalium Universitatis Pekinensis.

王腾,谢峥,赵月明,王新安,胡子一,张旭. 面向医疗电子应用的16位RISC MCU设计与实现[J]. 北京大学学报（自然科学版）.

[1]	ZHANG Xiao,CUI Xiaoxin,WEI Wei,HUANG Ying,LIAO Kai,LIAO Nan,YU Dunshan. Correlation Electromagnetic Analysis Attacks against an FPGA Implementation of AES [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2014, 50(4): 647-651.
[2]	HUANG Ying,CUI Xiaoxin,WEI Wei,ZHANG Xiao,LIAO Kai,LIAO Nan,YU Dunshan. Research on DPA Resistant Circuit for FPGA [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2014, 50(4): 652-656.
[3]	LIAO Kai,CUI Xiaoxin,LIAO Nan,WANG Tian,ZHANG Xiao,HUANG Ying,YU Dunshan. Efficient Implementation of Generalized Binary Hessian Curve Based Processor for RFID [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2014, 50(4): 657-663.
[4]	HU Ziyi,ZHOU Yinhao,CHEN Lan,ZHANG Xu,WANG Teng,XIE Zheng. Low Power Integrated Circuit Technologies in Wireless Sensor Networks [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2014, 50(4): 664-674.
[5]	JIA Song,LIU Li,LI Tao,LI Xiayu,WANG Yuan,ZHANG Ganggang. A Single Device Clock Loaded Contention Constrained RAM Latch Design [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2014, 50(4): 685-689.
[6]	WANG Teng,WANG Xin’an,XIE Zheng,HU Ziyi. Low-Cost VLSI Implementation of Motion Estimation for H.264/AVC Encoders [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2014, 50(4): 768-780.
[7]	SHEN Jinpeng,WANG Xin’an,LIU Shan,LI Shoucheng,HU Tongning. A Security-Enhanced UHF RFID Transponder with Novel Demodulator [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2014, 50(2): 214-220.
[8]	XIE Zheng,WANG Teng,YONG Shanshan,CHEN Xu,SU Jiting,WANG Xin’an. A RISC CPU Oriented Reusable Functional Verification Platform Based on UVM [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2014, 50(2): 221-227.
[9]	XU Feng,WANG Xin’an,CHEN Xu. A K-Band VCO Based on EBG Resonator [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2013, 49(3): 383-388.
[10]	HU Ziyi,ZHAO Yong,WANG Xin’an,WANG Teng,XIE Zheng,HUANG Ru,ZHANG Xing. CmDSP: A Configurable Media DSP [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2012, 48(4): 545-552.
[11]	GE Binjie,WANG Xin’an,ZHANG Xing,FENG Xiaoxing,WANG Qingqin. Top-Down Design for MASH21 Sigma-Delta Modulator [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2011, 47(4): 593-598.
[12]	DAI Peng,YONG Shanshan,WANG Xin’an,ZHANG Xing. Design of Reconfigurable Processor ReMAP for Video Codec [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2011, 47(3): 418-426.
[13]	DAI Peng,WEI Lai,XIN Lingxuan,WANG Xin’an,ZHANG Xing. ReSim: A Simulator Platform for Reconfigurable Processor [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2011, 47(2): 231-237.
[14]	WANG Kui,DONG Haiying,CHENG Xu. Clock Skew Scheduling for Area Optimization [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2009, 45(1): 29-34.
[15]	LIU Qiang,MA Fangzhen,TONG Dong,CHENG Xu. Design Features of a High Throughput RSA Cryptoprocessor [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2005, 41(5): 754-763.

Design and Implementation of 16-bit RISC MCU for Medical Electronics Applications

面向医疗电子应用的16位RISC MCU设计与实现

PDF

Knowledge

Abstract

Cite this article

share this article

References

Related Articles 15

Recommended Articles

Metrics